

Patent Assignment Abstract of Title

Total Assignments: 1

Application #: 09747703 **Filing Dt:** 12/21/2000 **Patent #:** NONE **Issue Dt:**
PCT #: NONE **Publication #:** 20020078976 **Pub Dt:** 06/27/2001
Inventor: Thomas D. Nguyen
Title: Method and apparatus for reducing the backside faults during wafer processing

Assignment: 1

Reel/Frame: 011662/0016 **Received:** 04/13/2001 **Recorded:** 04/02/2001 **Mailed:** 06/14/2001 **Pages:**

Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Assignor: NGUYEN, THOMAS

Exec Dt: 03/22/2001

Assignee: LAM RESEARCH CORPORATION

4650 CUSHING PARKWAY
 FREMONT, CALIFORNIA 94538

Correspondent: BEYER WEAVER & THOMAS, LLP
 QUIN C. HOELLWARTH
 P.O. BOX 778
 BERKELEY, CA 94704-0778

Search Results as of: 1/27/2003 6:56:41 P.M.

If you have any comments or questions concerning the data displayed, contact OPR / Assignments at 703-308-9723
 Web interface last modified: Oct. 5, 2002